

CLAIMS

1. A method of exchanging data within a direct memory access (DMA) arrangement including a plurality of IP blocks (A, B, C), characterised in that it includes the steps of:

- associating with said IP blocks (A, B, C) respective DMA modules (IDMA A, IDMA B, IDMA C), each of said DMA modules including an input buffer (11A, 11B, 11C) and an output buffer (12A, 12B, 12C);

- coupling said respective DMA modules (IDMA A, IDMA B, IDMA C) over a data transfer facility (BUS) in a chain arrangement wherein each said DMA module, other than the last in the chain, has at least one of its output buffer (12A, 12B) coupled to the input buffer (11B, 11C) of another said DMA modules downstream in the chain and each said DMA modules, other than the first in the chain, has its input buffer (11B, 11C) coupled to the output buffer (12A, 12B) of another of said DMA modules upstream in the chain;

- causing each of said DMA modules (IDMA A, IDMA B, IDMA C) to interact with the respective IP block (A, B, C) by writing data from the input buffer (11A, 11B, 11C) of the IDMA module into the respective IP block (A, B, C) and reading data from the respective IP block (A, B, C) into the output buffer (12A, 12B, 12C) of the DMA module; and

- operating said input (11A, 11B, 11C) and output (12A, 12B, 12C) buffers in such a way that:

- said writing of data from the input buffer (11A, 11B, 11C) of the DMA module into the respective IP block (A, B, C) is started when said input buffer (11A, 11B, 11C) is at least partly filled with data;

- when said reading of data from the respective IP block (A, B, C) into the output buffer of the DMA module is completed, the data in the output buffer of the DMA module are transferred to the input buffer (11B, 11C) of the DMA module downstream in the chain or, in the case of

the last DMA module in the chain, are provided as output data.

2. The method of claim 1, characterised in that it includes the steps of:

- 5 - associating to said output buffers (12A, 12B) and input buffers (11B, 11C) coupled in the chain at least one intermediate block (16A, 16B) to control data transfer between said coupled buffers;
- controlling transfer of data between said coupled
10 buffers over said data transfer facility by:
 - issuing at least one request of a requesting
buffer for a buffer coupled therewith to indicate at least
one transfer condition selected out of the group
consisting of: data existing to be transferred and enough
15 space existing for receiving said data when transferred;
 - issuing at least one corresponding acknowledgement
towards said requesting buffer confirming that the said
at least one transfer condition is met; and
 - transferring data between said requesting buffer
20 and said coupled buffer, whereby said data transfer
facility (BUS) is left free between said at least one
request and said at least one acknowledgement.

3. The method of either of claims 1 or 2, characterised in that it comprises the steps of:

- 25 - including a CPU in said arrangement; and
- using said CPU for transferring data to be processed
into the input buffer (11A) of the first DMA module (IDMA
A) in said chain; and
- using said CPU for collecting said output data from
30 the output buffer (12C) of the last DMA module (IDMA C) in
said chain.

4. The method of claim 3, characterised in that it includes the step of configuring said DMA modules (IDMA A, IDMA B, IDMA C) via said CPU.

35 5. Architecture of a direct memory access module (IDMA) for exchanging data between a plurality of IP blocks, characterised in that it includes:

- a data transfer facility (BUS);
- a plurality of DMA modules (IDMA A, IDMA B, IDMA C) associated with said IP blocks, the DMA modules being coupled over said data transfer facility (BUS), each DMA module including:

- an input buffer (11) arranged for writing data into a respective IP block (A, B, C) and exchanging data with said data transfer facility (BUS), and
- an output buffer (12) arranged for reading data from said respective IP block (A, B, C) and exchanging data with said data transfers facility (BUS);

wherein said DMA modules are arranged in a chain so that each said DMA module, other than the last in the chain, has at least one of its output buffer (12A, 12B) coupled to the input buffer (11B, 11C) of another said DMA modules downstream in the chain and each said DMA modules, other than the first in the chain, has its input buffer (11B, 11C) coupled to the output buffer (12A, 12B) of another of said DMA modules upstream in the chain.

6. The architecture of claim 5, characterised in that at least one of said input (11) and output (12) buffers has a fixed data width with respect to said data transfers facility (BUS) and a selectively variable data width with respect to said respective IP block (A, B, C).

7. The architecture of either of claims 5 or 6, characterised in that it includes a slave interface module (18) configured for reading from outside the architecture data relating to at least one parameter selected from the group consisting of:

- how many bits are available for reading in said input buffer (11),
- how many bits are present in said input buffer (11),
- how many bits are available for reading in said output buffer (12), and
- how many bits are present in said output buffer (12).

8. The architecture of any of claims 5 to 7,

characterised in that it includes a reprogrammable finite state machine (13) arranged for driving operation of said architecture by taking data from said input buffer (11), downloading data into said respective IP block (A, B, C), receiving data from said respective IP block (A, B, C), and storing data in said output buffer (12).

9. The architecture of any of claims 5 to 8, characterised in that to at least one of said input buffer (11) and output buffer (12) there is associated a respective master block (15, 16) for exchanging data between the associated buffer (11, 12) and said data transfer facility (BUS), said master block (15, 16) being adapted to be coupled in a data exchange relationship to a buffer in a homologous direct memory access module (IDMA) in an arrangement wherein said master block (15, 16) and said buffer coupled thereto are configured for:

- issuing at least one request of a requesting buffer for a buffer coupled therewith to indicate at least one transfer condition selected out of the group consisting of: data existing to be transferred and enough space existing for receiving said data when transferred;
- issuing at least one corresponding acknowledgement towards said requesting buffer confirming that the said at least one transfer condition is met; and
- transferring data between said requesting buffer and said coupled buffer, whereby said data transfer facility (BUS) is left free between said at least one request and said at least one acknowledgement.

10. A computer program product directly loadable into the memory of a digital computer, comprising software code portions for performing the method of any of claims 1 to 4 when said product is run on a computer.